|
|
Número de pieza | KM732V599A | |
Descripción | 32K X 32Bit Synchronous Pipelined Burst SRAM | |
Fabricantes | Samsung Semiconductor | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de KM732V599A (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
No Preview Available ! KM732V599A/L
PRELIMINARY
32Kx32 Synchronous SRAM
Document Title
32Kx36-Bit Synchronous Pipelined Burst SRAM, 3.3V Power
Datasheets for 100TQFP
Revision History
Rev. No.
History
Rev.0.0
Initial draft
Rev.1.0
Final spec release
Draft Date
Feb. 18. 1997
May.13. 1997
Remark
Preliminary
Final
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the
specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-
tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.
-1-
May 1997
Rev 1.0
1 page KM732V599A/L
PRELIMINARY
32Kx32 Synchronous SRAM
TRUTH TABLES
SYNCHRONOUS TRUTH TABLE
CS1 CS2 CS2
HXX
LLX
LXH
LLX
LXH
LHL
LHL
LHL
XXX
HXX
XXX
HXX
XXX
HXX
XXX
HXX
ADSP
X
L
L
X
X
L
H
H
H
X
H
X
H
X
H
X
ADSC
L
X
X
L
L
X
L
L
H
H
H
H
H
H
H
H
ADV
X
X
X
X
X
X
X
X
L
L
L
L
H
H
H
H
WRITE
X
X
X
X
X
X
L
H
H
H
L
L
H
H
L
L
CLK
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
Address Accessed
N/A
N/A
N/A
N/A
N/A
External Address
External Address
External Address
Next Address
Next Address
Next Address
Next Address
Current Address
Current Address
Current Address
Current Address
NOTE : 1. X means "Don′t Care". 2. The rising edge of clock is symbolized by ↑.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
Operation
Not Selected
Not Selected
Not Selected
Not Selected
Not Selected
Begin Burst Read Cycle
Begin Burst Write Cycle
Begin Burst Read Cycle
Continue Burst Read Cycle
Continue Burst Read Cycle
Continue Burst Write Cycle
Continue Burst Write Cycle
Suspend Burst Read Cycle
Suspend Burst Read Cycle
Suspend Burst Write Cycle
Suspend Burst Write Cycle
WRITE TRUTH TABLE
GW
BW
WEa
WEb
WEc
WEd
HH X X X X
H L HHHH
HL LHHH
H L H L HH
HLHHL L
HL L L L L
LXXXXX
NOTE : 1. X means "Don′t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK( ↑).
Operation
READ
READ
WRITE BYTE a
WRITE BYTE b
WRITE BYTE c and d
WRITE ALL BYTEs
WRITE ALL BYTEs
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2):
Operation
ZZ OE
I/O Status
Sleep Mode
HX
High-Z
Read
LL
LH
DQ
High-Z
Write
L X Din, High-Z
Deselected
LX
High-Z
NOTE
1. X means "Don′t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be
disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current
does not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
-5-
May 1997
Rev 1.0
5 Page KM732V599A/L
PRELIMINARY
32Kx32 Synchronous SRAM
- 11 -
May 1997
Rev 1.0
11 Page |
Páginas | Total 15 Páginas | |
PDF Descargar | [ Datasheet KM732V599A.PDF ] |
Número de pieza | Descripción | Fabricantes |
KM732V599A | 32K X 32Bit Synchronous Pipelined Burst SRAM | Samsung Semiconductor |
KM732V599L | 32K X 32Bit Synchronous Pipelined Burst SRAM | Samsung Semiconductor |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |