DataSheet.es    


PDF SY89832U Data sheet ( Hoja de datos )

Número de pieza SY89832U
Descripción ULTRA-PRECISION 1:4 LVDS FANOUT BUFFER/TRANSLATOR
Fabricantes Micrel Semiconductor 
Logotipo Micrel Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de SY89832U (archivo pdf) en la parte inferior de esta página.


Total 13 Páginas

No Preview Available ! SY89832U Hoja de datos, Descripción, Manual

SY89832U
2.5V Ultra-Precision 1:4 LVDS Fanout
Buffer/Translator with Internal Termination
Precision Edge®
General Description
The SY89832U is a 2.5V, high-speed, 2GHz differential,
low voltage differential swing (LVDS) 1:4 fanout buffer
optimized for ultra-low skew applications. Within device
skew is guaranteed to be less than 20ps over supply
voltage and temperature.
The differential input buffer has a unique internal
termination design that allows access to the termination
network through a VT pin. This feature allows the device to
easily interface to different logic standards. A VREF–AC
reference output is included for AC-coupled applications.
The SY89832U is a part of Micrel's high-speed clock
synchronization family. For 3.3V applications, see
SY89833L or SY89833AL. For applications that require a
different I/O combination, consult Micrel's website at
www.micrel.com and choose from a comprehensive
product line of high-speed, low-skew fanout buffers,
translators and clock generators.
Datasheets and support documentation are available on
Micrel’s web site at: www.micrel.com.
Features
Guaranteed AC performance over temperature and
voltage:
DC-to >2.0GHz throughput
<570ps propagation delay (IN-to-Q)
<20ps within-device skew
<200ps rise/fall time
Ultra-low jitter design:
81fsRMS phase jitter
Unique, patented input termination and VT pin accepts
DC- and AC-coupled inputs
High-speed LVDS outputs
2.5V voltage supply operation
Industrial temperature range: –40C to +85C
Available in a 16-pin (3mm × 3mm) QFN package
Applications
Processor clock distribution
SONET clock distribution
Fibre Channel clock distribution
Gigabit Ethernet clock distribution
Functional Block Diagram
Typical Performance
Precision Edge is a registered trademark of Micrel, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
September 10, 2014
Revision 3.0
[email protected] or (408) 955-1690

1 page




SY89832U pdf
Micrel, Inc.
LVDS Outputs DC Electrical Characteristics(7)
VCC = 2.5V ±5%, RL = 100Ω across the outputs; TA = –40°C to +85°C.
Symbol Parameter
Condition
VOUT
VDIFF_OUT
Output Voltage Swing
Differential Output Voltage Swing
See Figure 4.
See Figure 5.
VOCM
VOCM
Output Common Mode Voltage
Change in Common Mode Voltage
SY89832U
Min.
250
500
1.125
50
Typ.
325
650
Max.
1.275
50
Units
mV
mV
V
mV
LVTTL/CMOS DC Electrical Characteristics(7)
VCC = 2.5V ±5%, TA = –40°C to +85°C.
Symbol Parameter
Condition
VIH Input HIGH Voltage
VIL Input LOW Voltage
IIH Input HIGH Current
IIL Input LOW Current
Min.
2.0
0
125
300
Typ.
Max.
VCC
0.8
30
Units
V
V
µA
µA
AC Electrical Characteristics(9)
VCC = 2.5V ±5% or 3.3V ±10%, RL = 100Ω across the outputs; TA = –40°C to +85°C unless otherwise stated.
Symbol Parameter
Condition
Min.
Typ.
Max.
Units
fMAX
tpd
tSKEW
Maximum Frequency
Propagation Delay
Within-Device Skew
Part-to-Part Skew
IN-to-Q
VOUT 200mV
VIN < 400mV
VIN 400mV
Note 10
Note 11
2.0 2.5
GHz
370
470 570
ps
300
410 500
ps
5 20 ps
200 ps
tS
tH
tJITTER
Set-Up Time
EN to IN, /IN Note 12
Hold Time
EN to IN, /IN Note 12
Additive Phase Jitter
Carrier = 622MHz
Integration Range: 12kHz – 20MHz
Carrier = 250MHz
Integration Range: 12kHz – 20MHz
300
500
81
195
ps
ps
fs
fs
Output Rise/Fall Times
tr, tf (20% to 80%)
At full output swing.
70
150 200
ps
Notes:
9. High-frequency AC parameters are guaranteed by design and characterization.
10. Within device skew is measured between two different outputs under identical input transitions.
11. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective
inputs.
12. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications,
set-up and hold times do not apply.
September 10, 2014
5 Revision 3.0
[email protected] or (408) 955-1690

5 Page





SY89832U arduino
Micrel, Inc.
Input Interface Applications
SY89832U
Figure 6. DC-Coupled CML
Input Interface
Figure 7. AC-Coupled CML
Input Interface
Figure 8. DC-Coupled LVPECL
Input Interface
(*Bypass with 0.01µF to GND)
Figure 9. AC-Coupled LVPECL
Input Interface
Figure 10. LVDS Input Interface
Figure 11. AC-Coupled LVDS
Input Interface
September 10, 2014
11 Revision 3.0
[email protected] or (408) 955-1690

11 Page







PáginasTotal 13 Páginas
PDF Descargar[ Datasheet SY89832U.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SY89832UULTRA-PRECISION 1:4 LVDS FANOUT BUFFER/TRANSLATORMicrel Semiconductor
Micrel Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar