|
|
PDF AN231E04 Data sheet ( Hoja de datos )
| Número de pieza | AN231E04 | |
| Descripción | Dynamically Reconfigurable dpASP | |
| Fabricantes | anadigm | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AN231E04 (archivo pdf) en la parte inferior de esta página. Total 24 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
AN231E04 Datasheet Rev 1.0
3rd Generation
Dynamically Reconfigurable dpASP
This device is RoHS compliant
www.anadigm.com
DS231000-U001d
-1-
1 page  
www.DataSheet4U.com
AN231E04 Datasheet – Dynamically Reconfigurable dpASP
1.4 Digital I/O Characteristics (VDD = 3.3v +/-10%, -40 to 85 deg.C unless commented)
1.4.1 Pins ACLK, SCLK, RESETb, CS1b, CS2b, SI, MODE (standard CMOS inputs)
Parameter
Input Voltage Low
Input Voltage High
Symbol Min Typ Max Unit Comment
Vil 0 - 30 % % of DVDD
Vih 70 - 100 % % of DVDD
1.4.2 Pin SO, (standard CMOS output)
Parameter
Output Voltage Low
Output Voltage High
Max. Capacitive Load
Min. Resistive Load
Current Sink
Current Source
Symbol Min Typ Max Unit Comment
Vol
VSS
-
VSS
mV Load 10pF//50Kohm to VSS
Voh
3.28
-
VDD
V
Load 10pF//50Kohm to VSS
VDD = 3.3 V.
Cmax
-
-
100
pF
Maximum load 100 pF // 5 Kohm
at up to 5MHz.
Rmin
5
-
-
Kohm
Maximum load 100 pF // 5 Kohm
at up to 5MHz.
Pin shorted to VDD
Isnkmax
60
100
135
mA
Current should be limited
externally so that it does not
exceed 3mA
Pin shorted to VSS.
Isrcmax
50
80
110
mA
Current should be limited
externally so that it does not
exceed 3mA
1.4.3
Digital functions of mixed signal Pins IO1, IO2, IO3, IO4, IO5, IO6, IO7,
These pins can be configured by the user to be standard CMOS input or outputs.
I/O cells 5, 6 and 7 the pin pairs can be connected to and used individually.
I/O cells 1 through 4 provide pin pairs for differential (complimentary) digital connections.
Parameter
Input Voltage Low
Input Voltage High
Output Voltage Low
Output Voltage High
Max. Capacitive Load
Min. Resistive Load
Current Sink
Current Source
Symbol Min Typ Max Unit Comment
Vil 0
30 % % of DVDD
Vih 70
100 % % of DVDD
Vol
VSS
-
VSS
mV Pin load = 20pF//10K to VSS
Voh
3.25
-
VDD
V
Pin load = 20pF//10K to VSS
VDD = 3.3 V.
Cmax
-
-
50
pF
Maximum load 20 pF // 10 Kohm
at up to 4MHz signal
Rmin 50 -
-
Kohm
Maximum load 20 pF // 10 Kohm
at up to 4MHz signal
Pin shorted to VDD.
Isnkmax
15
30
40
mA
Current should be limited
externally so that it does not
exceed 3mA
Pin shorted to VSS.
Isrcmax
15
25
35
mA
Current should be limited
externally so that it does not
exceed 3mA.
DS231000-U001d
-5-
5 Page 
www.DataSheet4U.com
AN231E04 Datasheet – Dynamically Reconfigurable dpASP
effective output impedance. The
OpAmp is designed to drive all
internal nodes,
Output Load, External
Rload
1
- - Kohm
Output Load, External
Noise Figure
Cload
NF
- - 100 pF
- 0.16 - µV/√Hz Unity gain mode.
Signal-To Noise Ratio and
Distortion
SINAD
-
97 -
dB Unity gain mode.
Spurious Free Dynamic Range
SFDR
-
96 -
dB Unity gain mode.
1.5.3 IO Cell, Sample and Hold Mode
Parameter
Input Range
Equivalent Input Offset Voltage
Offset Voltage Temperature
Coefficient
Input Frequency
Power Supply Rejection Ratio
Common Mode Rejection Ratio
Input Resistance
Input Capacitance
Input Referred Noise Figure
Signal-to Noise Ratio and
Distortion
Spurious Free Dynamic Range
Symbol
Vina
Vdiffina
VosI
VosAZ
VoffsettcAZ
Fain
PSRR
CMRR
Rin
Cin
NF
SINAD
SFDR
Min Typ Max
See analog input above
- 3 18
- 500 1000
-4-
0-2
60 -
-
60 -
-
10 -
- 8.0
- 0.16 -
- 84 -
- 90 -
Unit Comment
mV
uV
µV/°C
MHz
dB
dB
Mohm
pF
µV/√Hz
dB
dB
Non auto-null differential opamp
offset 3
Auto-null differential opamp offset3
With auto-null active. From -40°C
to 125°C
Generally limited by aliasing to half
Sample and Hold clock.
d.c.
R=1/Cf equivalent
Switched capacitances
0dBu input, 1KHz, Noise summed
from 20Hz to 22KHz
0dBu input, 1KHz, Noise summed
from 20Hz to 22KHz
0dBu input, 1KHz
1.5.4 Chopper Amplifier Cell
Parameter
Input Range
Gain
Gain Accuracy
Equivalent Input Offset Voltage
Equivalent Input Offset Voltage
Equivalent Input Offset Voltage
Offset Voltage Temperature
Coefficient
Input Frequency
Symbol
Vina
Vdiffina
Ginamp
GA 0dB
GA10dB
GA20dB
GA30dB
GA40dB
VosI
VosAZ1
VosAZ2
VoffsettcAZ
Fain
Min Typ Max
See analog input above
0dB - 60dB
- -5
-5
-5
-5
-5
- 0.5 14
- 250 500
- 25 100
- 15 TBD
0- -
Unit
-
-
%
%
%
%
%
mV
uV
uV
µV/°C
KHz
Comment
Usable input range will be reduced
by the effective gain setting 4
Software selected
0dB setting, 1KHz test signal.
10dB setting, 1KHz test signal.
20dB setting, 1KHz test signal.
30dB setting, 1KHz test signal.
40dB setting, 1KHz test signal.
Intrinsic differential opamp offset
Differential opamp offset, auto-
nulled, NOT chopped.
Differential opamp offset, auto-
nulled and chopped.
With auto-null and chopping active.
From -40°C to 125°C
Generally 10x slower than clock,
application dependent.
3 The sample and hold offset varies from phase1 to phase2. This is an average of both values
4 To avoid clipping the maximum input range should be divided by the chopper gain
- 11 -
DS231000-U001d
11 Page | ||
| Páginas | Total 24 Páginas | |
| PDF Descargar | [ Datasheet AN231E04.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AN231E04 | Dynamically Reconfigurable dpASP | anadigm |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |