|
|
PDF SH69K55A Data sheet ( Hoja de datos )
| Número de pieza | SH69K55A | |
| Descripción | OTP/MASK 8K 4-Bit Micro-controller | |
| Fabricantes | Sino | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SH69K55A (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
SH69P55A/K55A
OTP/MASK 8K 4-Bit Micro-controller
With LCD Driver & 10-bit SAR ADC
Features
SH6610D-Based Single-Chip 4-bit Micro-Controller With
LCD Driver & 10-bit SAR ADC
OTP ROM: 8K X 16 bits (SH69P55A)
MASK ROM: 8K X 16 bits (SH69K55A)
RAM: 515X 4 bits
- 99 System Control Register
- 376 Data Memory
- 40 LCD RAM
Operation Voltage: 2.4V - 5.5V
- fOSC = 30k- 4MHz, VDD = 2.4V - 5.5V
- fOSC = 30k - 8MHz, VDD = 4.5V - 5.5V
42 CMOS Bi-directional I/O Pins (Including one
open-drain output PortC.3)
Built-in Pull-high Resistor For PORTA - PORTK
8-Level Stack (Including Interrupts)
Two 8-bit and One 16-bit Auto Re-loaded Timer/Counter
LCD Driver:
- 16 SEG X 8 COM (1/8 Duty, 1/4 Bias)
- 18 SEG X 6 COM (1/6 Duty, 1/3 Bias)
- 20 SEG X 4 COM (1/4 Duty, 1/3 Bias)
LED Driver:
- 8 SEG X 6 COM (1/6 Duty)
- 8 SEG X 5 COM (1/5 Duty)
- 8 SEG X 4 COM (1/4 Duty)
Powerful Interrupt Sources:
- Timer0 Interrupt
- Timer1 Interrupt
- Timer2 Interrupt
- External Interrupts (PORTB & PORTC Falling Edge
Interrupts, A/D Interrupt, Key Scan Interrupt)
Oscillator (Code Option)
- Crystal Oscillator: 32.768kHz, 400kHz - 8MHz
- Ceramic Resonator: 400kHz - 8MHz
- External RC Oscillator: 400kHz - 8MHz
- Internal RC Oscillator: 4MHz ±5%
One Built-in PLL Oscillator (1, 2, 4, 8MHz)
Instruction Cycle Time (4/fOSC)
10 Channels 10-Bit Resolution Analog/Digital Converter
(ADC)
2 Channel Tone Generators
Built-in Automatic Key Scanner
Zero Cross Detect Function for AC Power Line
Read ROM Data Table Function (RDT)
One Channel 8+2Bit PWM Output
Reset
- Built-in Watchdog Timer (WDT) [(Code Option)]
- Built-in Power-on Reset (POR)
- Built-in Low Voltage Reset (LVR) [(Code Option)]
Two-Level Low Voltage Reset (LVR) (Code Option)
Two Low Power Operation Modes: HALT and STOP
OTP Type/Code Protection (SH69P55A)
MASK Type (SH69K55A)
28-pin SOP package; 44-pin QFP package; 32-pin DIP
package
General Description
SH69P55A/69K55A is a single-chip 4-bit micro-controller. This device integrates a SH6610D CPU core, RAM, ROM, timer,
LCD/LED driver, I/O ports, watchdog timer, 10 channels 10-bit resolution ADC, low voltage reset, automatic key scan, PLL
and Zero Cross Detect function. The SH69P55A/69K55A is suitable for washing machine and micro-wave oven etc.
application.
1 V2.1
1 page  
www.DataSheet4U.com
SH69P55A/K55A
Pin Descriptions
Pin No.
Pad No.
44 pin 28 pin 32 pin
44 4
7
1
158
2
Pin Name
PORTG.2
/T0
/VREF
PORTG.3
/T2
/AN8
I/O Description
I/O Bit programmable I/O
I Timer0 Clock/Counter input pin. (Schmitt trigger input)
I External ADC VREF input
I/O Bit programmable I/O
I Timer2 Clock/Counter input pin. (Schmitt trigger input)
I ADC input channel 8
3-2
-
-
4-3
PORTK.1 - 0
I/O Bit programmable I/O
7-4 9-6
-
8 10 9
8-5
10
9 11 10
11
10 12 11
12
11 13 12
13
PORTJ.3 - 0
/AN7 - AN4
PORTC.0
/PLL_C
PORTC.1
/OSCO
PORTC.2
/OSCI
RESET
/PORTC.3
I/O Bit programmable I/O
I ADC input channel 7 - 4
I/O Bit programmable I/O (code option)
I Vector Interrupt (Active falling edge by system register setup)
P Built-in PLL Connect with external capacitor
I/O Bit programmable I/O (code option)
I Vector Interrupt (Active falling edge by system register setup)
I/O OSC output pin. No output in RC mode
I/O Bit programmable I/O (code option)
I Vector Interrupt (Active falling edge by system register setup)
I OSC input pin, connected to a crystal, ceramic or external
resistor
I Reset pin input (active low, Schmitt trigger input)
I Vector Interrupt (Active falling edge by system register setup)
I/O Bit programmable I/O, open-drain
12
14
13
9, 14, 35,
36, 43
GND
P Ground pin
13 15 14 15,16 VDD P Power supply pin
PORTA.3 - 0
I/O Bit programmable I/O
17 - 14 19 - 16 18 - 15
20 - 17
/SEG4 - SEG1
/LED_S4 - LED_S1
O
O
SEG4 - SEG1 signal output for LCD display
SEG4 - SEG1 signal output for LED display
/KEY_I4 - KEY_I1 I Input for automatic key scan
18 - 19 21
PORTF.0
/SEG5
/LED_S5
/KEY_I5
I/O Bit programmable I/O
O SEG5 signal output for LCD display
O SEG5 signal output for LED display
I Input for automatic key scan
PORTF.3 - 1
I/O Bit programmable I/O
21 - 19 - 22 - 20 24 - 22 /SEG8 - SEG6 O SEG8 - SEG6 signal output for LCD display
/LED_S8 - LED_S6 O SEG8 - SEG6 signal output for LED display
23 - 22 21 - 20 -
26- 25
PORTI.1 - 0
I/O Bit programmable I/O
/SEG10 - SEG9 O SEG10 - SEG9 signal output for LCD display
25 - 24 -
-
28 - 27
PORTI.3 - 2
/SEG12 - SEG11
I/O Bit programmable I/O
O SEG12 - SEG11 signal output for LCD display
27 - 26 -
-
30 - 29
PORTH.1 - 0
/SEG14 - SEG13
I/O Bit programmable I/O
O SEG14 - SEG13 signal output for LCD display
29 - 28
-
24 - 23 32 - 31
PORTH.3 - 2
/SEG16 - SEG15
I/O Bit programmable I/O
O SEG16 - SEG15 signal output for LCD display
31 - 30 23 - 22 26 - 25 34 - 33
PORTE.1 - 0
/COM7 - COM8
/SEG18 - SEG17
I/O Bit programmable I/O
O COM7 - COM8 signal output for LCD display
O SEG18 - SEG17 signal output for LCD display
5
5 Page 
www.DataSheet4U.com
SH69P55A/K55A
3. ROM
The ROM can address 8192 X 16 bits of program area from $000 to $1FFF.
3.1. Vector Address Area ($000 to $004)
The program is sequentially executed. There is an area address $000 through $004 that is reserved for a special interrupt
service routine such as starting vector address.
Address
$000
Instruction
JMP*
Remarks
Jump to RESET service routine
$001
JMP*
Jump to TIMER0 interrupt service routine
$002
JMP*
Jump to TIMER1 interrupt service routine
$003
$004
JMP*
JMP*
Jump to TIMER2 interrupt service routine
Jump to External interrupts service routine
* JMP instruction can be replaced by any instruction.
3.2. Bank Switch Mapping
Program Counter (PC11 - PC0) can only address 4K ROM Space. The bank switch technique is used to extend the CPU
address space. The lower 2K of the CPU address space maps to the lower 2K of ROM space (BANK0). The upper 2K of the
CPU address space maps to one of the three banks (BNK3-0 = 0, 1, 2) of the upper 6K of ROM.
The bank switch mapping is as follows:
CPU Address
BNK = $00
ROM Space
BNK = $01
BNK = $02
Low 2K address
0000 - 07FF
(BANK 0)
0000 - 07FF
(BANK 0)
0000 - 07FF
(BANK 0)
Upper 2K address
0800 - 0FFF
(BANK 1)
1000 - 17FF
(BANK 2)
1800 - 1FFF
(BANK 3)
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet SH69K55A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SH69K55A | OTP/MASK 8K 4-Bit Micro-controller | Sino |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |